



André Berthold,

Constantin Fürst, Antonia Obersteiner, Lennart Schmidt, Dirk Habich, Wolfgang Lehner, Horst Schirmeier

Dresden University of Technology, Faculty of Computer Science, Institute of Systems Architecture


Demystifying Intel Data Streaming Accelerator for In-Memory Data Processing

Austin, Texas, DIMES 2nd Workshop on Disruptive Memory Systems // November 3, 2024


Motivation




Motivation




Motivation




Motivation




Motivation




Motivation




```
std::memcpy(a, b, 230);
```




Motivation




```
std::memcpy(a, b, 230);
```




Motivation




```
std::memcpy(a, b, 230);
```




Motivation




```
std::memcpy(a, b, 230);
```




Sapphire Rapids
Microarchitecture




Motivation




```
std::memcpy(a, b, 230);
```




Sapphire Rapids
Microarchitecture




Motivation



```
std::memcpy(a, b, 230);
```





Sapphire Rapids
Microarchitecture



DSA - Intel Data Streaming Accelerator


The DSA supports:

- Memory Copy
- Memory Fill
- Memory Compare
- ⋮




Reese Kuper, et al. 2024. A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors. In *ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '24)*, 37–54.

DSA - Intel Data Streaming Accelerator




The DSA supports:

- Memory Copy
- Memory Fill
- Memory Compare
- ⋮




Reese Kuper, et al. 2024. A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors. In *ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '24)*, 37–54.

DSA - Intel Data Streaming Accelerator



The DSA supports:

- Memory Copy
- Memory Fill
- Memory Compare
- ⋮





Reese Kuper, et al. 2024. A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors. In *ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '24)*, 37–54.

DSA - Intel Data Streaming Accelerator

The DSA supports:

- Memory Copy
- Memory Fill
- Memory Compare
- ⋮





Reese Kuper, et al. 2024. A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors. In *ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '24)*, 37–54.

DSA - Intel Data Streaming Accelerator


The DSA supports:

- Memory Copy
- Memory Fill
- Memory Compare
- ⋮




Reese Kuper, et al. 2024. A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors. In *ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '24)*, 37–54.

DSA - Intel Data Streaming Accelerator



The DSA supports:

- Memory Copy
- Memory Fill
- Memory Compare
- ⋮




Reese Kuper, et al. 2024. A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors. In *ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '24)*, 37–54.

Benchmarking the DSA


Benchmarking the DSA Setup

System under Test: Intel Xeon CPU Max 9468

Socket 0



Socket 1




Benchmarking the DSA Setup

System under Test: Intel Xeon CPU Max 9468

1) CPU vs. DSA

Socket 0


Socket 1



Benchmarking the DSA Setup

- 1) CPU vs. DSA
- 2) Interference between DSA and CPU


System under Test: Intel Xeon CPU Max 9468



Benchmarking the DSA Setup

- 1) CPU vs. DSA
- 2) Interference between DSA and CPU
 - 1) Compute-Intensive CPU Threads


System under Test: Intel Xeon CPU Max 9468



Benchmarking the DSA Setup

System under Test: Intel Xeon CPU Max 9468


- 1) CPU vs. DSA
- 2) Interference between DSA and CPU
 - 1) Compute-Intensive CPU Threads
 - 2) Data-Intensive CPU Threads



Benchmarking the DSA Setup

System under Test: Intel Xeon CPU Max 9468


- 1) CPU vs. DSA
- 2) Interference between DSA and CPU
 - 1) Compute-Intensive CPU Threads
 - 2) Data-Intensive CPU Threads
 - 3) Data-Intensive CPU Threads on HBM




Benchmarking the DSA Setup

System under Test: Intel Xeon CPU Max 9468



- 1) CPU vs. DSA
- 2) Interference between DSA and CPU
 - 1) Compute-Intensive CPU Threads
 - 2) Data-Intensive CPU Threads
 - 3) Data-Intensive CPU Threads on HBM
- 3) Inter-Socket Data Transfer with DSA





Benchmark - CPU vs. DSA





Benchmark – CPU vs. DSA





Benchmark – CPU vs. DSA



Benchmark – CPU vs. DSA




Benchmark – CPU vs. DSA





Benchmark - Interference between DSA and CPU

Compute-Intensive CPU Threads





Benchmark - Interference between DSA and CPU

Compute-Intensive CPU Threads





Benchmark - Interference between DSA and CPU

Compute-Intensive CPU Threads





Benchmark - Interference between DSA and CPU

Compute-Intensive CPU Threads




Benchmark - Interference between DSA and CPU

Compute-Intensive CPU Threads





Benchmark - Interference between DSA and CPU

Data-Intensive CPU Threads (Vectorized, AVX-512)





Benchmark - Interference between DSA and CPU

Data-Intensive CPU Threads (Vectorized, AVX-512)





Benchmark - Interference between DSA and CPU

Data-Intensive CPU Threads (Vectorized, AVX-512)




Benchmark - Interference between DSA and CPU

Data-Intensive CPU Threads (Vectorized, AVX-512)





Benchmark - Interference between DSA and CPU

Data-Intensive CPU Threads on HBM





Benchmark - Interference between DSA and CPU

Data-Intensive CPU Threads on HBM





Benchmark - Interference between DSA and CPU

Data-Intensive CPU Threads on HBM





Benchmark - Interference between DSA and CPU

Data-Intensive CPU Threads on HBM




Benchmark - Interference between DSA and CPU


Data-Intensive CPU Threads on HBM





Benchmark - Inter-Socket Data Transfer with DSA





Benchmark – Inter-Socket Data Transfer with DSA





Benchmark – Inter-Socket Data Transfer with DSA




Benchmark - Inter-Socket Data Transfer with DSA



Benchmark - Inter-Socket Data Transfer with DSA




Benchmark - Inter-Socket Data Transfer with DSA



Inter-socket transfers incur huge throughput penalties.

No throughput scaling for multiple DSA engines.

One DSA can achieve much higher throughput than one CPU.




On-the-fly Data Distribution

André Berthold, Lennart Schmidt, Anton Obersteiner, Dirk Habich, Wolfgang Lehner, Horst Schirmeier.
2024. On-The-Fly Data Distribution to Accelerate Query Processing in Heterogeneous Memory Systems.
In *28th European Conference on Advances in Databases and Information Systems (ADBIS '24)*.
Springer Nature Switzerland, Cham, 170–183.

On-the-fly Data Distribution



Query



On-the-fly Data Distribution

Baseline Execution Time



Query



On-the-fly Data Distribution

Baseline Execution Time



Query



On-the-fly Data Distribution



Optimized Execution Time

Query






On-the-fly Data Distribution

Optimized Execution Time






On-the-fly Data Distribution

Optimized Execution Time



On-the-fly Data Distribution



Optimized Execution Time



On-the-fly Data Distribution

Optimized Execution Time



Query



On-the-fly Data Distribution

Optimized Execution Time



Query



On-the-fly Data Distribution

Optimized Execution Time



Query



On-the-fly Data Distribution

Optimized Execution Time



Query



On-the-fly Data Distribution

Optimized Execution Time



Query



On-the-fly Data Distribution

Optimized using DSA



Query



On-the-fly Data Distribution

Optimized using DSA



Query




On-the-fly Data Distribution

Optimized using DSA


Query




On-the-fly Data Distribution with DSA - Benchmark



On-the-fly Data Distribution with DSA - Benchmark



On-the-fly Data Distribution with DSA - Benchmark




Summary

DSA allows memory operation offloading ...



Summary

DSA allows memory operation offloading ...




Summary

DSA allows memory operation offloading ...




Summary


DSA allows memory operation offloading ...



... with **higher throughput** compared to one CPU.



... with **high-priority memory access**



... where DSA interferes with CPU,
but CPU has **minor influence on DSAs** throughput.



André Berthold,

Constantin Fürst, Antonia Obersteiner, Lennart Schmidt, Dirk Habich, Wolfgang Lehner, Horst Schirmeier

Dresden University of Technology, Faculty of Computer Science, Institute of Systems Architecture

Demystifying Intel Data Streaming Accelerator for In-Memory Data Processing

Austin, Texas, DIMES 2nd Workshop on Disruptive Memory Systems // November 3, 2024